



⑪ Publication number : **0 601 951 A2**

⑫ **EUROPEAN PATENT APPLICATION**

⑲ Application number : 93480201.8

⑤ Int. Cl.⁵ : **H01L 21/28**

⑳ Date of filing : 19.11.93

③ Priority : 11.12.92 US 989604

④ Date of publication of application :
15.06.94 Bulletin 94/24

⑧ Designated Contracting States :
DE FR GB

⑦ Applicant : International Business Machines Corporation
Old Orchard Road
Armonk, N.Y. 10504 (US)

⑦ Inventor : Givens, John Howard
13 Alderbrook Road
Essex, Vermont 05452 (US)

Inventor : Nakos, James Spiros
3 Butternut Court

Essex, Vermont 05452 (US)

Inventor : Burke, Peter Austin

406 Route 7 North

Milton, VT 05468 (US)

Inventor : Hill, Craig Marshall

35 Brickyard Road,

No. 2 East Creek

Essex Junction, VT 05452 (US)

Inventor : Lam, Chung Hon

5 Aster Lane

Williston, VT 05495 (US)

⑦ Representative : Klein, Daniel Jacques Henri
Compagnie IBM France
Département de Propriété Intellectuelle
F-06610 La Gaude (FR)

⑤ Process for improving sheet resistance of a fet device gate.

⑤ A passivating layer (30) is deposited over a FET device (10), conventionally fabricated using silicidation, after which an insulating layer (32) is deposited (e.g. by chem-mech). The insulating layer is planarized and further polished to expose the passivating layer above the gate stack. The portion of the passivating layer above the gate stack is removed to open a trench (36), with little or no effect on the insulating layer or gate stack. A trench (41) above one or both junctions (source or drain) is formed by removing insulation using the passivating layer as an etch stop, then removing a portion of the passivating layer above the junction with little or no effect on the junction or any isolation region present. The trenches may be now be filled with a conductive material (38) to form highly desired borderless contacts.




fig. 5

The present invention relates generally to fabrication of Field Efficient Transistor devices. More particularly, the present invention relates to a process for improving sheet resistance of a FET device gate during fabrication.

As VLSI and ULSI technologies continue to require improvements in the performance of FET devices, processes must be developed to meet those requirements which easily integrate into existing fabrication processes. In particular, increases in speed require low sheet resistance gates to minimize time constants, as well as narrower gate widths, thinner gate dielectrics and shallower source and drain regions. Today, there are two main prior art approaches attempting to meet these requirements, both of which suffer from limitations.

One approach is exemplified by US-A- 5 034 348, entitled "Process For Forming Refractory Metal Silicide Layers of Different Thicknesses In An Integrated Circuit", by Hartswick et al., and assigned to IBM. There, a process is disclosed which allows for different refractory metal silicides in the gate versus source/drain regions, as well as providing for thicker silicide in the gate region compared to the source/drain regions. Hartswick et al. use titanium silicide (TiSi_2) for the gate. The process of Hartswick et al. may not be optimum at high temperatures associated with VLSI and ULSI processing, as TiSi_2 tends to agglomerate at high temperatures. Agglomeration refers to formation of non-uniformities in the TiSi_2 , such as peaks, pits, or areas where TiSi_2 has not formed. A proposed solution has been to deposit more Ti, but shallow junction depth requirements preclude this due to junction leakage concerns. In addition, the aforementioned process may not integrate efficiently into subsequent processing steps. A special non-reflective film (titanium nitride) is required to insure proper photolithography, and a special etching process is required to control polycrystalline silicon gate dimensions, since the presence of titanium may cause etching difficulties.

Another example of a silicidation approach is US-A- 4 755 478 entitled "Method of Forming Metal-Strapped Polysilicon Gate Electrode for FET Device," issued to Abernathy et al., and assigned to IBM. There, the top of the FET device gate is isolated from the source and drain for silicidation. Also disclosed is the use of a silicon nitride cap on the gate as a polish stop. The nitride cap places an extra burden on gate tolerances, as it must first be defined and then used to define the polysilicon region of the gate stack. Two additional photomasking steps are also required to implant the polysilicon gate. The additional photomasking steps increase both cost and processing time. In addition, compatibility with next level processing is not made a priority.

A second approach involves metal silicide deposition using chemical vapor deposition (CVD). This

second approach suffers from an incorporation of impurities into the gate. For example if tungsten hexafluoride (WF_6) is used, the CVD process results in fluorine incorporation into the gate. The amount of fluorine incorporated directly affects gate oxide thickness, which determines how well the gate couples with the source and drain. In addition, if tungsten is used, its resistivity as a silicide is much larger than that of TiSi_2 . The result is a thicker gate stack to achieve a given sheet resistance, which may be unacceptable in subsequent processing steps. Finally, since CVD is typically not stoichiometric (a two-to-one silicone-to-metal ratio), this second approach requires an anneal to drive off excess silicon, which may be at too high a temperature for some applications.

Thus, a need exists for a process to improve FET device gate sheet resistance without increasing the amount of silicide formed in the source and drain. A need also exists for a process to accomplish the above which integrates with existing fabrication processes.

The present invention provides a process for achieving improved sheet resistance of a FET device gate with shallow source and drain regions, utilizing the silicidation approach, by introducing a passivating layer used as both a polish stop and an etch stop. After a gate stack and at least partially silicided source and drain regions (generally referred to as "junctions") have been formed on a substrate, with a spacer between the gate stack and each junction, and a thin dielectric layer between the gate stack and substrate, a passivating layer is deposited. On top of the passivating layer, an insulating layer is deposited and planarized. Polishing at planarity continues until the passivating layer above the gate is exposed. The gate top is then exposed by removing the passivating layer above the gate selective to the insulating layer and gate stack. The term "selective to" refers to the passivating layer above the gate being removed with little or no removal of the insulating layer and gate stack. A trench is created above one or both junctions by etching the insulation layer, using the passivating layer as an etch stop. The trench is extended through the passivating layer selective to the junction. The area above the gate as well as the extended trench can then each be filled with a low sheet resistance conductive material, creating low resistance contacts to the gate and junction. In a second embodiment, the contact to the junction is borderless. That is, it partially contacts the junction and an isolation region in the substrate next to the junction.

These, and other objects, features and advantages of this invention will become apparent from the following detailed description of the presently preferred embodiments of the invention taken in conjunction with the accompanying drawings.

FIG. 1 presents a cross-sectional view of a FET

device fabricated according to conventional processes.

FIG. 2 depicts the FET device of FIG. 1 with a passivating layer deposited on the FET device and an insulating layer deposited on the passivating layer, according to the present invention.

FIG. 3 depicts the FET device of FIG. 2 after planarization of the insulating layer and planar polishing beyond planarization to the passivating layer.

FIG. 4 depicts the FET device of FIG. 3 after the passivating layer is selectively removed above the gate, a trench is created above a junction, and the opening above the gate and the trench are each planarily filled with a low sheet resistance conductive material, creating low resistance contacts to the source and junction.

FIG. 5 depicts a FET device fabricated according to a second embodiment of the process of the present invention.

FIG. 1 depicts a FET device 10 conventionally fabricated. Silicon substrate 12 has junctions 14 and 16 implanted therein. Each junction may be a source or a drain. Junctions 14 and 16 are activated; that is, they have previously been doped with n-type or p-type dopants. The junctions are then silicided. That is, the regions of substrate 12 where junctions 14 and 16 are shown are reacted with a refractory metal, such as titanium or cobalt, forming an intermetallic compound with the silicon known as silicide. It will be understood that the junctions need not have been activated prior to silicidation, except that the present embodiment utilizes Ti as the silicide material. Activation requires high heat cycles, which TiSi_2 cannot tolerate. Thus, activation must precede silicidation when Ti is used.

A gate stack 18 is formed on substrate 12 between junctions 14 and 16. Gate stack 18 is, for example, made of doped polycrystalline silicon (polysilicon). Gate stack 18 may be n^+ doped, p^+ doped, or both n^+ and p^+ doped (dual doped). Included in gate stack 18 may be an at least partially silicided portion 22 and an unsilicided portion 20. A thin dielectric layer 24, on the order of 10 nm or less, separates gate stack 18 from substrate 12 and may comprise, for example, silicon dioxide. In a previous fabrication step (not shown), the width of diffusion region 29 in relation to junctions 14 and 16 was controlled by the width of spacers 26 and 28. Prior to silicidation, creating junctions 14 and 16, the area of substrate 12 including the junctions and diffusion region 29 was one large diffusion region. After creation of gate stack 18 and the spacers were placed, silicidation created junctions 14 and 16, while the spacers and gate stack insulated diffusion region 29 from the silicide material. The spacers could comprise, for example, silicon nitride. As is known in the art, the purpose of diffusion region 29 is to control the threshold voltages of the FET device 10.

The present invention begins at this point in the fabrication process. First, a passivating layer 30 is applied over the FET structure and then an insulating layer 32 is applied over passivating layer 30. Preferably, passivating layer 30 is conformally applied. FIG. 2 shows the FET device 10 of FIG. 1 after passivating layer 30 and insulating layer 32 have been deposited. The insulating and passivating layers may be deposited, for example, by conventional chemical vapor deposition processes that are well-known in the art. The thin passivating layer, nominally about 100 nm thick, may comprise silicon nitride and provides protection against ionics (e.g., sodium). The passivating layer serves as a polish stop, since it is chosen to polish significantly slower than the insulating layer, and also serves as an etch stop, since the etch chemistries for the two layers are different. The insulating layer separates the FET device 10 from subsequent metal layers and could be, for example, phosphosilicate glass (PSG) on the order of 350 nm thick, or gate stack height (here, 200 nm) plus 150 nm.

Planarization of insulating layer 32 then takes place. Planarization can be accomplished, for example, by utilizing a planarization blocking mask (e.g., photoresist) with reactive ion etching. Reactive ion etching is well-known in the art and accordingly need not be further described herein. FIG. 3 depicts the FET device of FIG. 2 after planarization of insulating layer 32. Planarization of insulating layer 32 is then done to expose passivating layer 30 above gate stack 18, as shown by dashed line 34. As an example, chemical-mechanical polishing (CMP) could be used to planarize insulating layer 32. CMP is well-known in the art. That the passivating layer works well as a polish stop is exemplified by using the example insulating and passivating layer compositions. The polish rate of PSG compared to silicon nitride is about four-to-one.

At this point in the inventive process, the portion of passivating layer 32 above gate stack 18 is removed as shown in FIG. 4. As an example, reactive ion etching may be used to open trench 36. Using the example PSG passivating layer and nitride insulation, the etch rate of nitride compared to PSG is about 3-to-1, and the etch rate of nitride compared to polycrystalline silicon is about 5.5-to-1. In this way, passivating layer 30 is removed to form trench 36 selective to insulating layer 32 and gate stack 18. That is, passivating layer 30 is removed, while removing very little of insulating layer 32 or gate stack 18. It will be understood that although spacers 26 and 28 are shown partially removed in FIG. 4, they need not be. The example composition of spacers 26 and 28 is silicon nitride, which the etch chemistry for creating trench 36 in PSG passivating layer 30 is not selective to. Another composition may be chosen for the spacers, so that the etch chemistry would be selective to it.

A trench above one or both of the junctions is created, utilizing the passivating layer 30 as an etch stop. A trench 40 is created above a junction in the insulating layer selective to the passivating layer. Trench 40 is then extended through passivating layer 30, selective to junction 16. That is, the etching process used to extend trench 40 to expose junction 16 is chosen such that little or none of junction 16 is affected. As with trench 36, trench 40 could be formed using reactive ion etching and merely changing the chemistry used after exposing the passivating layer. Such techniques are well-known in the art and need not be further explained.

Trenches 36 and 40 may now be filled with a low sheet resistance conductive material 38, such as tungsten, creating contacts to the gate stack 18 and junction 16. As is known in the art, sheet resistance refers to resistance per area of thin materials. The material 38 should be kept planar with the now-planarized insulating layer 32 in contemplation of the next level processing. It will be understood that trenches 36 and 40 could each be filled with a different material having the low sheet resistance property. It will also be understood that trenches 36 and 40 could be filled with insulation and then a hole bore through that is then filled with a low sheet resistance conductive material.

After trench 36 is opened, an option available is to enhance silicidation of region 22 in gate stack 18. If the polysilicon region 20 of gate stack 18 is n^+ doped, enhanced silicidation may be advisable, since n^+ doping does not lend well to silicidation. Thus, it is possible that the prior silicidation, which included the junctions, was insufficient with respect to the gate. Enhanced silicidation of the gate remedies this. In this way, silicidation of gate stack 18 is enhanced without further siliciding junctions 14 and 16 (i.e., the gate is decoupled from the junctions). After enhanced silicidation, using titanium, as in the present embodiment, a single anneal is required to achieve low sheet resistance. Although this anneal is at high temperatures, the agglomeration problem previously mentioned is not a concern as that results from not enough Ti being reacted due to the shallow junction requirements. If, for example, tungsten was chosen as the silicide material, no anneal would be necessary.

However, some unsilicided polysilicon should remain in contact with dielectric layer 24 to prevent spiking through. How much polysilicon should remain unsilicided depends on sheet resistance requirements versus device degradation due to spiking and dopant depletion. The lowest sheet resistance is obtained when maximum silicidation takes place. The proper amount of polysilicon to leave in a given gate stack after silicidation for a given application can be found through experimentation.

As an example, consider a gate stack initially

comprising 200 nm of undoped polysilicon. During silicidation of those portions of the diffusion region that will become the junctions, 36 nm of titanium are deposited on the gate stack. The titanium reacts with the polysilicon to form a maximum of 54,5 nm of $TiSi_2$. After creating the opening above the gate stack, 74 nm of Ti are deposited over the gate stack. After reacting with the polysilicon, a maximum of 111,5 nm of additional $TiSi_2$ are formed on the gate stack, giving a total maximum $TiSi_2$ gate stack portion of 166 nm. A minimum of 50 nm of polysilicon is left on the gate stack between the $TiSi_2$ and the dielectric layer after enhanced silicidation. It will be understood that if the polysilicon were doped, all maximum values given would be lower.

In a second embodiment of the invention, a low sheet resistance borderless contact is provided for contacting at least one of the junctions. FIG. 5 depicts the FET device 10 of FIG. 4 with an isolation region 42 provided in substrate 12 adjacent to junction 16, and trench 41 filled to create a borderless contact. Isolation regions separate devices on a wafer and many comprise, for example, silicon dioxide. To create such a borderless contact, a trench 41 is first created in insulating layer 32 above both junction 16 and isolation region 42 selective to passivating layer 30. The trench is then extended through passivating layer 30 selective to and partially exposing junction 16 and isolation region 42.

Trenches 36 and 41 may now be planarly filled with a low sheet resistance conductive material 38 simultaneously. This could be accomplished by depositing a layer of material 38 over insulating layer 32 and trenches 36 and 41, then removing the unwanted portion. This creates low resistance contacts to junction 16 and gate stack 18. As in the first embodiment, the material filling trench 36 need not be the same as for trench 41. The characterization of the contact to junction 16 as "borderless" refers to the partial incursion into the area above isolation region 42. If the contact was only above junction 16, it would not be borderless. Making the contact borderless has a distinct advantage, in that density is gained. Present design criteria set a minimum distance between gate stack 18 and the junction contact. A given size for the contact thus would require a larger junction 16 in order to be completely within the region above junction 16 and still be at the minimum distance from gate stack 18.

The present invention, as exemplified by the embodiments described herein, advances the state of the art by providing a process for improving sheet resistance of a FET device gate in a silicidation fabrication scheme. A dual-use passivation layer is introduced, acting as both a polish stop for planarization and an etch stop for creation of contacts. The process integrates easily into existing fabrication processes. Further, enhanced silicidation of the gate is also fa-

cilitated without affecting shallow source and drain regions, and avoiding agglomeration. In a second embodiment, a contact to one or both junctions may be borderless to increase density.

Claims

1. A process for improving sheet resistance of a FET device gate during fabrication on a silicon substrate, said FET device including a FET structure comprising at least two junctions, a spacer between said gate and each said junction, and a thin dielectric layer between said gate and said substrate, said gate and junctions having been previously silicided, said process comprising:
 - depositing a passivating layer on said FET structure;
 - depositing an insulating layer on said passivating layer;
 - planarizing said insulating layer;
 - planarly polishing said planarized insulating layer to expose said passivating layer above said gate;
 - removing said passivating layer above said gate selective to said insulating layer and said gate to expose a top of said gate;
 - creating a trench in said insulating layer above at least one junction selective to said passivating layer;
 - extending said trench through said passivating layer selective to said at least one junction;
 - forming a first contact by planarly filling said exposed area above said gate with a first low sheet resistance conductive material; and
 - forming a second contact by planarly filling said extended trench above said at least one junction with a second low sheet resistance conductive material.
2. The process of claim 1, wherein said first and second low sheet resistance conductive materials are the same.
3. The process of claim 1, said process further comprising silicidation of said gate after exposing the top of said gate.
4. The process of claim 1, wherein said gate comprises p+ doped polycrystalline silicon.
5. The process of claim 1, wherein said gate comprises n+ doped polycrystalline silicon.
6. The process of claim 1, wherein said gate comprises p+ doped and n+ doped polycrystalline silicon.
7. The process of claim 3, wherein said silicidation step includes utilizing titanium as a silicide material.
8. The process of claim 2, wherein said low sheet resistance conductive material comprises tungsten.
9. The process of claim 1, wherein said planarization of said insulating layer is accomplished by chemical-mechanical polishing.
10. The process of claim 1, wherein said gate is partially silicided.
11. The process of claim 1, wherein said passivating layer comprises silicon nitride.
12. The process of claim 1, wherein said passivating layer removal above said gate is accomplished by anisotropic etching.
13. The process of claim 12, wherein said anisotropic etching comprises reactive ion etching.
14. The process of claim 3, wherein silicidation of said gate is accomplished by:
 - depositing a layer of reactive material over said insulating layer and said exposed area above said gate to react with said gate, forming a silicide; and
 - removing any unreacted portion of said reactive material.
15. The process of claim 2, wherein said exposed area above said gate and said extended trench are planarly filled by:
 - depositing a layer of low sheet resistance conductive material over said insulating layer, said extended trench and said exposed area above said gate sufficient to fill said exposed area above said gate and said extended trench; and
 - planarizing said low sheet resistance conductive material layer down to said insulating layer.
16. The process of claim 1, wherein said step of removing said passivating layer above said gate is further selective to said spacers.
17. A FET device fabricated utilizing the process of claim 1.
18. A process for improving sheet resistance of a FET device gate during fabrication on a silicon substrate, said FET device including a FET structure comprising at least two junctions, a spacer be-

tween said gate and each of said junctions, an isolation region in said substrate next to at least one of said junctions, and a thin dielectric layer between said gate and said substrate, said gate and junctions having been previously silicided, said process comprising:

depositing a passivating layer on said FET structure;

depositing an insulating layer on said passivating layer;

planarizing said insulating layer;
planarly polishing said planarized insulating layer to expose said passivating layer above said gate; removing said passivating layer above said gate selective to said insulating layer and said gate to expose a top of said gate;

forming a trench in said insulating layer above said at least one junction selective to said passivating layer, said trench being partially above at least one junction and partially above said isolation region;

extending said trench through said passivating layer selective to said at least one junction and said isolation region;

forming a contact by planarly filling said exposed area above said gate with a first low sheet resistance conductive material; and

forming a borderless contact by planarly filling said extended trench with a second low sheet resistance conductive material.

19. The process of claim 18, wherein said first and second low sheet resistance conductive materials are the same.

20. The process of claim 19, wherein said low sheet resistance conductive material comprises tungsten.

21. The process of claim 18, said process further comprising silicidation of said gate prior to planarly filling said exposed area above said gate.

22. A FET device fabricated utilizing the process of claim 18.

5

10

15

20

25

30

35

40

45

50

55




fig. 1
PRIOR ART




fig. 2




fig. 3




fig. 4




fig. 5



11 Publication number : **0 601 951 A3**

12 **EUROPEAN PATENT APPLICATION**

21 Application number : **93480201.8**

51 Int. Cl.⁵ : **H01L 21/28, H01L 21/336,
H01L 21/90**

22 Date of filing : **19.11.93**

30 Priority : **11.12.92 US 989604**

43 Date of publication of application :
15.06.94 Bulletin 94/24

84 Designated Contracting States :
DE FR GB

88 Date of deferred publication of search report :
04.01.95 Bulletin 95/01

71 Applicant : **International Business Machines
Corporation
Old Orchard Road
Armonk, N.Y. 10504 (US)**

72 Inventor : **Givens, John Howard
13 Alderbrook Road
Essex, Vermont 05452 (US)
Inventor : Nakos, James Spiros
3 Butternut Court
Essex, Vermont 05452 (US)
Inventor : Burke, Peter Austin
406 Route 7 North
Milton, VT 05468 (US)
Inventor : Hill, Craig Marshall
35 Brickyard Road,
No. 2 East Creek
Essex Junction, VT 05452 (US)
Inventor : Lam, Chung Hon
5 Aster Lane
Williston, VT 05495 (US)**

74 Representative : **Klein, Daniel Jacques Henri
Compagnie IBM France
Département de Propriété Intellectuelle
F-06610 La Gaude (FR)**

54 **Process for improving sheet resistance of a fet device gate.**

57 A passivating layer (30) is deposited over a FET device (10), conventionally fabricated using silicidation, after which an insulating layer (32) is deposited (e.g. by chem-mech). The insulating layer is planarized and further polished to expose the passivating layer above the gate stack. The portion of the passivating layer above the gate stack is removed to open a trench (36), with little or no effect on the insulating layer or gate stack. A trench (41) above one or both junctions (source or drain) is formed by removing insulation using the passivating layer as an etch stop, then removing a portion of the passivating layer above the junction with little or no effect on the junction or any isolation region present. The trenches may now be filled with a conductive material (38) to form highly desired borderless contacts.




fig. 5

EP 0 601 951 A3

European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 93 48 0201

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.CLS).
X	IBM TECHNICAL DISCLOSURE BULLETIN., vol.32, no.3B, August 1989, NEW YORK US pages 71 - 73 'BORDELESS GATE CONTACTS FOR CMOS APPLICATIONS'	1,3,10, 11,17	H01L21/28 H01L21/336 H01L21/90
A	* figures 2-3 * * page 73, paragraph 1-8 *	18,21,22	
D,A	EP-A-0 303 061 (IBM CORP.) * column 5, line 13 - column 8, line 24 * * figures 4-6 *	1,4-6,8, 9,11-13, 16-18, 20,22	
A	IBM TECHNICAL DISCLOSURE BULLETIN., vol.30, no.5, October 1987, NEW YORK US 'SELF-ALIGNED TECHNIQUE EMPLOYING PLANARIZED RESIST FOR REDUCING POLYSILICON SHEET RESISTANCE BY FORMATION OF A METAL SILICIDE' * THE WHOLE ARTICLE*	12-14	TECHNICAL FIELDS SEARCHED (Int.CLS) H01L
A	WO-A-91 10261 (IBM CORP.) * page 6, column 10 - page 9, column 14 * * figures 1-6 *	2,8,15, 19,20	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 7 November 1994	Examiner Schuermans, N
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : number of the same patent family, corresponding document			

EPO FORM 1500 01/91 (P0401)